EE 330 Lecture 37

Digital Circuit Design

- Basic Logic Gates
- Properties of Logic Families
- Characterization of CMOS Inverter

Fall 2023 Exam Schedule

- Exam 1 Friday Sept 22
- Exam 2 Friday Oct 20
- Exam 3 Friday Nov. 17

Final Monday Dec 11 12:00 – 2:00 p.m.

Review from Last Lecture

Hierarchical Digital Design Domains:



Multiple Levels of Abstraction

Review from Last Lecture

Hierarchical Digital Design Domains:

Behavioral : Describes what a system does or what it should do

- **Structural :** Identifies constituent blocks and describes how these blocks are interconnected and how they interact
- **Physical :** Describes the constituent blocks to both the transistor and polygon level and their physical placement and interconnection

Multiple representations often exist at any level or sublevel

Logic Optimization

What is optimized (or minimized) ?

- Number of Gates
- Number or Levels of Logic
- Speed
- Delay
- Power Dissipation
- Area
- Cost
- Peak Current
- • •

Depends Upon What User Is Interested In

Standard Cell Library

- Set of primitive building blocks that have been pre-characterized for dc and high frequency performance
- Generally includes basic multiple-input gates and flip flops
- P-cells often included
- Can include higher-level blocks
 - Adders, multipliers, shift registers, counters,...
- Cell library often augmented by specific needs of a group or customer

Digital Circuit Design

- Hierarchical Design
 - **Basic Logic Gates**
 - Properties of Logic Families
 - Characterization of CMOS Inverter
- Static CMOS Logic Gates
 - Ratio Logic
- Propagation Delay
 - Simple analytical models
 - FI/OD
 - Logical Effort
 - Elmore Delay
- Sizing of Gates
 - The Reference Inverter

- Propagation Delay with Multiple Levels of Logic
- Optimal driving of Large Capacitive Loads
- Power Dissipation in Logic Circuits
- Other Logic Styles
- Array Logic
- Ring Oscillators



Logic Circuit Block Design

Many different logic design styles

•Static Logic Gates

Complex Logic Gates

Pseudo NMOS

•Pass Transistor Logic

Dynamic Logic Gates

•Domino Logic

•Zipper Logic

•Output Prediction Logic

Various logic design styles often combined in the implementation of one logic block

- $X \bigvee Y \qquad Y = \overline{X}$
- $X Y = \mathbf{X}$
- $\begin{array}{c} A \\ B \end{array} \longrightarrow \begin{array}{c} Y \\ \end{array} Y = \mathbf{A} + \mathbf{B}$
- $\begin{array}{c} \mathsf{A} \\ \mathsf{B} \end{array} \begin{array}{c} & \mathsf{Y} \end{array} \qquad \qquad \mathsf{Y} = \mathsf{A} \bullet \mathsf{B} \end{array}$
- $\begin{array}{c} \mathsf{A} \\ \mathsf{B} \end{array} \begin{array}{c} & & \\ \end{array} \begin{array}{c} \mathsf{P} \\ \mathsf{P} \end{array} \end{array} \begin{array}{c} \mathsf{P} \\ \mathsf{P} \end{array} \begin{array}{c} \mathsf{P} \\ \mathsf{P} \end{array} \end{array} \begin{array}{c} \mathsf{P} \\ \mathsf{P} \end{array} \begin{array}{c} \mathsf{P} \\ \mathsf{P} \end{array} \begin{array}{c} \mathsf{P} \\ \mathsf{P} \end{array} \end{array}$
- $\begin{array}{c} \mathsf{A} \\ \mathsf{B} \end{array} \longrightarrow \mathsf{Y} \qquad \qquad \mathsf{Y} = \overline{\mathsf{A} \bullet \mathsf{B}}$
- $\begin{array}{c} \mathsf{A} \\ \mathsf{B} \end{array} \begin{array}{c} \longrightarrow \\ \mathsf{Y} \end{array} \qquad \qquad \mathsf{Y} = \mathsf{A} \oplus \mathsf{B} \end{array}$
- $\begin{array}{c} \mathsf{A} \\ \mathsf{B} \end{array}) \begin{array}{c} & & \\ \end{array} \mathbf{Y} \\ \mathbf{Y} \end{array} = \overline{\mathbf{A} \oplus \mathbf{B}}$

- $A \rightarrow AOI = AOI =$
- $\begin{array}{c}
 \mathsf{A} \\
 \mathsf{B} \\
 \mathsf{C} \\
 \mathsf{D} \\
 \mathsf{D} \\
 \mathsf{C} \\
 \mathsf{D} \\
 \mathsf{C} \\
 \mathsf{C} \\
 \mathsf{C} \\
 \mathsf{D} \\
 \mathsf{C} \\
 \mathsf$

 A_1

 A_1

>>- Y

— Y

 A_1 A_n

 A_1 A_n

- $\mathbf{Y} = \overline{\left(\mathbf{A} + \mathbf{B}\right) \bullet \left(\mathbf{C} + \mathbf{D}\right)}$
- $\mathbf{Y} = \mathbf{A}_1 + \mathbf{A}_2 + \dots \mathbf{A}_n$
- $\mathbf{Y} = \overline{\mathbf{A}_1 + \mathbf{A}_2 + \dots \mathbf{A}_n}$
- $\mathbf{Y} = \mathbf{A}_1 \bullet \mathbf{A}_2 \bullet \dots \mathbf{A}_n$
 - $\mathbf{Y} = \overline{\mathbf{A}_1 \bullet \mathbf{A}_2 \bullet ... \mathbf{A}_n}$



Question: How many basic one and two input gates exist and how many of these are useful?

The set of NOR gates is complete

Any combinational logic function can be realized with only multiple-input NOR gates

The set of NAND gates is complete

Any combinational logic function can be realized with only multiple-input NAND gates

Performance of the BASIC gates is critical!

A gate logic family can be formed based upon a specific design style for implementing logic functions

Many different gate logic family types exist NMOS, PMOS, CMOS, TTL, ECL, RTL, DCTL,... Substantial differences in performance from one family type to another

Power, Area, Noise Margins,

It suffices to characterize the inverter of a logic family and then express the performance of other gates in that family in terms of the performance of the inverter.



What characteristics are required and desirable for an inverter to form the basis for a useful logic family?

What restrictions are there on the designer for building Boolean circuits?

• None !!!!

• It must "work" as expected

• Designer is Master of the silicon !

What are the desired characteristics of a logic family?

- 1. High and low logic levels must be uniquely distinguishable (even in a long cascade)
- 2. Capable of driving many loads (good fanout)
- 3. Fast transition times (but in some cases, not too fast)
- 4. Good noise margins (low error probabilities)
- 5. Small die area
- 6. Low power consumption
- 7. Economical process requirements

- 8. Minimal noise injection to substrate
- 9. Low leakage currents
- 10. No oscillations during transitions
- 11. Compatible with synthesis tools
- 12. Characteristics do not degrade too much with temperature
- 13. Characteristics do not vary too much with process variations

Are some of these more important than others?

Yes ! – must have well-defined logic levels for circuits to even function as logic

Are some of these more important than others?

Yes ! – must have well-defined logic levels for circuits to even function as logic

What properties of an inverter are necessary for it to be useful for building a logic family

What are the logic levels for a given inverter of a given logic family?





Can we legislate them ?

- Some authors choose to simply define a value for them
- Simple and straightforward approach
- But what if the circuit does not interpret them the same way they are defined !!





Can we legislate them ?

In 1897 the Indiana House of

Representatives unanimously passed a measure redefining the area of a circle and the value of pi. (House Bill no. 246, introduced by Rep. Taylor I. Record.) The bill died in the state Senate.



WIKIPEDIA The Free Encyclopedia

Main page Contents Current events Random article About Wikipedia Contact us Donate

Contribute

Help Learn to edit

Indiana Pi Bill

From Wikipedia, the free encyclopedia

The **Indiana Pi Bill** is the popular name for bill #246 of the 1897 sitting of the Indiana General Assembly, one of the most notorious attempts to establish mathematical truth by legislative fiat. Despite its name, the main result claimed by the bill is a method to square the circle, although it does imply various incorrect values of the mathematical constant π , the ratio of the circumference of a circle to its diameter.^[1] The bill, written by a physician who was an amateur mathematician, never became law due to the



Noise Margins The static operation of a logic-circuit family is characterized by the voltage transfer characteristic (VTC) of its basic inverter. Figure 10.2 shows such a VTC and defines its four parameters; V_{OH} , V_{OL} , V_{IH} , and V_{IL} . Note that V_{III} and V_{IL} are defined as the points at which the slope of the VTC is -1. Also indicated is the definition of the threshold voltage V_{M} , or V_{th} as we shall frequently call it, as the point at which $v_{O} = v_{I}$. Recall that we discussed the VTC in its generic form in Section 1.7, and have also seen actual VTCs in Section 4.10 for the CMOS inverter, and in Section 5.10 for the BJT inverter.

The **robustness** of a logic-circuit family is determined by its ability to reject noise, and thus by the noise margins NH_H and NM_L ,

$$NM_H \equiv V_{OH} - V_{IH} \tag{10.1}$$

$$VM_L \equiv V_{IL} - V_{OL} \tag{(1)}$$



FIGURE 10.2 Typical voltage transfer characteristic (VTC) of a logic inverter, illustrating the definition of the critical points.

Can we legislate them ?



World's most widely used electronics text





Can we legislate them ?







 $V_{H}=?$ $V_{L}=?$

Can we legislate them ?

- Some authors choose to define them based upon specific features of inverter
- Analytical expressions may be complicated
- But what if the circuit does not interpret them the same way they are defined !!







Ask the inverter how it will interpret logic levels

- The inverter <u>will</u> interpret them the way the circuit really operate as a Boolean system !!
- · Analytical expressions may be complicated
- · How is this determination made?







Consider a very long cascade of inverters

Apply a large voltage at the input (alternatively a small input could be used) w.l.o.g. assume an even number of inverters in chain indicated







Consider a very long cascade of inverters

Apply a large voltage at the input (alternatively a small input could be used) w.l.o.g. assume an even number of inverters in chain indicated



If logic levels are to be maintained, the voltage at the end of this even number of stages must be V_H , that of the next must be V_L , the next V_H , etc. until the start of the cascade is approached





↓ V_{OUT} $V_H = ?$ S_1 V_L=? S_2 S_3 V_{IN} V_H V_H

Ask the inverter how it will interpret logic levels

- Two inverter loop
- Very useful circuit !

The two-inverter loop





The two-inverter loop





Standard 6-transistor SRAM Cell

The two-inverter loop



Will also work but less common (less area but degraded performance)



Thus, consider the inverter pair

Ask the inverter how it will interpret logic levels **↓** V_{OUT} $V_{H}=?$ V'out V_{IN} $V_1 = ?$ ′ουτ V_{IN} **Inverter** pair V_{H} and V_{I} will be on the intersection of the transfer characteristics of the inverter pair (IPTC) and the $V'_{OUT}=V_{IN}$ line V'_{OUT} V'_{OUT}=V_{IN} V_{IN}

 V_H and V_L often termed the "1" and "0" states

Observation



When $V_{OUT}=V_{IN}$ for the inverter, V'_{OUT} is also equal to V_{IN} . Thus the intersection point for $V_{OUT}=V_{IN}$ in the inverter transfer characteristics (ITC) is also an intersection point for $V'_{OUT}=V_{IN}$ in the inverter-pair transfer characteristics (IPTC)



Implication: Inverter characteristics can be used directly to obtain V_{TRIP}
Logic Family Characteristics

What properties of an inverter are necessary for it to be useful for building a two-level logic family?

The inverter-pair transfer characteristics must have three unique intersection points with the $V'_{OUT} = V_{IN}$ line

What are the logic levels for a given inverter of for a given logic family?

The two extreme intersection points of the inverter-pair transfer v_{out} characteristics with the $V'_{OUT} = V_{IN}$ line

Can we legislate V_H and V_L for a logic family ? No!

What other properties of the inverter are desirable?

V'OUT 1 1 VIN VL VTRIP VH

Reasonable separation between V_H and V_L (enough separation so that noise does not cause circuit to interpret level incorrectly)

$$V_{_{TRIP}} \cong \frac{V_{_{H}} + V_{_{L}}}{2}$$

(to provide adequate noise immunity and process insensitivity)

What happens near the quasi-stable operating point?



 S_2 closed and X=Y=V_{TRIP}



What happens near the quasi-stable operating point?

 S_2 closed and X=Y=V_{TRIP}



If X decreases even very slightly, will move to the X=0, Y=1 state (very fast)

If X increases even very slightly, will move to the X=1, Y=0 state (very fast)

What if the inverter pair had the following transfer characteristics?



What if the inverter pair had the following transfer characteristics?



Multiple levels of logic

Every intersection point with slope <1 is a stable point Every intersection point with slope >1 is a quasi-stable point

What are the transfer characteristics of the static CMOS inverter pair?



Consider first the inverter



Transfer characteristics of the static CMOS inverter





Case 1 Vin is so high that M_1 triode, M_2 cutoff

$$I_{_{D1}} = \mu_{_{n}}C_{_{OXn}}\frac{W_{_{1}}}{L_{_{1}}}\left(V_{_{IN}} - V_{_{Tn}} - \frac{V_{_{OUT}}}{2}\right)V_{_{OUT}}$$

$$I_{_{D2}} = 0$$

Equating I_{D1} and $-I_{D2}$ we obtain: $0 = \mu_n C_{oxn} \frac{W_1}{L_1} \left(V_{IN} - V_{Tn} - \frac{V_{oUT}}{2} \right) V_{oUT}$

It can be shown that setting the first product term to 0 will not verify, thus

$$V_{\text{out}} = 0$$

valid for:

$$\begin{split} V_{GS1} &\geq V_{Tn} & V_{DS1} < V_{GS1} - V_{Tn} & V_{GS2} \geq V_{Tp} \\ \text{thus, valid for:} & V_{OUT} < V_{IN} - V_{Tn} & V_{IN} - V_{DD} \geq V_{Tp} \end{split}$$



Graphical Interpretation of these conditions:



Case 1 M_1 triode, M_2 cutoff

 $V_{\text{out}} = 0$



Case 1 M_1 triode, M_2 cutoff

 $V_{\text{out}} = 0$



Partial solution:



Regions of Operation for Devices in CMOS inverter



Case 2 M_1 triode, M_2 sat



M₂: Square law I_D

M₁: like a resistor

Case 2
$$M_1$$
 triode, M_2 sat
 $I_{D1} = \mu_n C_{OXn} \frac{W_1}{L_1} \left(V_{IN} - V_{Tn} - \frac{V_{OUT}}{2} \right) V_{OUT}$
 $I_{D2} = -\frac{\mu_p C_{OXp}}{2} \frac{W_2}{L_2} \left(V_{IN} - V_{DD} - V_{Tp} \right)^2$
Equating I_{D1} and $-I_{D2}$ we obtain:
 $\frac{\mu_p C_{OXp}}{2} \frac{W_2}{L_2} \left(V_{IN} - V_{DD} - V_{Tp} \right)^2 = \mu_n C_{OXn} \frac{W_1}{L_1} \left(V_{IN} - V_{Tn} - \frac{V_{OUT}}{2} \right) V_{OUT}$

valid for:

$$V_{_{\rm GS1}} \ge V_{_{\rm Tn}} \qquad V_{_{\rm DS1}} < V_{_{\rm GS1}} - V_{_{\rm Tn}} \qquad V_{_{\rm GS2}} \le V_{_{\rm Tp}} \qquad V_{_{\rm DS2}} \le V_{_{\rm GS2}} - V_{_{\rm T2}}$$

thus, valid for:

$$V_{_{\rm IN}} \geq V_{_{\rm Tn}} \qquad V_{_{\rm OUT}} < V_{_{\rm IN}} - V_{_{\rm Tn}} \qquad V_{_{\rm IN}} - V_{_{\rm DD}} \leq V_{_{\rm Tp}} \qquad V_{_{\rm OUT}} - V_{_{\rm DD}} \leq V_{_{\rm IN}} - V_{_{\rm DD}} - V_{_{\rm Tp}}$$

Case 2 M_1 triode, M_2 sat



Case 2 M_1 triode, M_2 sat



Transfer characteristics of the static CMOS inverter

Partial solution:



Case 3 M_1 sat, M_2 sat



ase 3
$$M_1$$
 sat, M_2 sat
 $I_{D1} = \frac{\mu_n C_{OXn}}{2} \frac{W_1}{L_1} (V_{IN} - V_{Tn})^2$
 $I_{D2} = \frac{\mu_n C_{OXp}}{2} \frac{W_2}{L_2} (V_{IN} - V_{DD} - V_{Tp})^2$

Equating I_{D1} and $-I_{D2}$ we obtain:

$$\frac{\mu_{p}C_{oxp}}{2}\frac{W_{2}}{L_{2}}\left(V_{IN}-V_{DD}-V_{Tp}\right)^{2} = \frac{\mu_{n}C_{OXn}}{2}\frac{W_{1}}{L_{1}}\left(V_{IN}-V_{Tn}\right)^{2}$$

Which can be rewritten as:

$$\sqrt{\frac{\mu_{p}C_{_{OXp}}}{2}}\frac{W_{_{2}}}{L_{_{2}}}\left(V_{_{DD}}+V_{_{Tp}}-V_{_{IN}}\right) = \sqrt{\frac{\mu_{n}C_{_{OXn}}}{2}}\frac{W_{_{1}}}{L_{_{1}}}\left(V_{_{IN}}-V_{_{Tn}}\right)$$

Which can be simplified to:

$$V_{IN} = \frac{(V_{Tn})\sqrt{\frac{\mu_{n}C_{OXn}}{2}\frac{W_{I}}{L_{I}}} + (V_{DD} + V_{Tp})\sqrt{\frac{\mu_{p}C_{OXp}}{2}\frac{W_{2}}{L_{2}}}{\sqrt{\frac{\mu_{n}C_{OXn}}{2}\frac{W_{I}}{L_{I}}} + \sqrt{\frac{\mu_{p}C_{OXp}}{2}\frac{W_{2}}{L_{2}}}$$

This is a vertical line



Case 3
$$M_1$$
 sat, M_2 sat

$$V_{IN} = \frac{(V_{T_n})\sqrt{\frac{\mu_n C_{oxn}}{2} \frac{W_1}{L_1}} + (V_{DD} + V_{T_p})\sqrt{\frac{\mu_p C_{oxp}}{2} \frac{W_2}{L_2}}{\sqrt{\frac{\mu_n C_{oxn}}{2} \frac{W_1}{L_1}} + \sqrt{\frac{\mu_p C_{oxp}}{2} \frac{W_2}{L_2}}$$
Since $C_{oxn} \equiv C_{oxn} \equiv C_{oxn}$ this can be simplified to:

$$V_{IN} = \frac{(V_{T_n})\sqrt{\frac{W_1}{L_1}} + (V_{DD} + V_{T_p})\sqrt{\frac{\mu_p}{\mu_n} \frac{W_2}{L_2}}}{\sqrt{\frac{W_1}{L_1}} + \sqrt{\frac{\mu_p}{\mu_n} \frac{W_2}{L_2}}}$$
valid for:
 $V_{GS1} \ge V_{Tn}$ $V_{DS1} \ge V_{GS1} - V_{Tn}$ $V_{GS2} \le V_{Tp}$ $V_{DS2} \le V_{GS2} - V_{T2}$
thus, valid for:

$$V_{_{\rm IN}} \ge V_{_{\rm Tn}} \qquad V_{_{\rm OUT}} \ge V_{_{\rm IN}} - V_{_{\rm Tn}} \qquad V_{_{\rm IN}} - V_{_{\rm DD}} \le V_{_{\rm Tp}} \qquad V_{_{\rm OUT}} - V_{_{\rm DD}} \le V_{_{\rm IN}} - V_{_{\rm DD}} - V_{_{\rm Tp}}$$

Case 3 M_1 sat, M_2 sat



Case 3 M_1 sat, M_2 sat



Partial solution:



Case 4 M_1 sat, M_2 triode



Case 4
$$M_1$$
 sat, M_2 triode
 $I_{D1} = \frac{\mu_n C_{oxn}}{2} \frac{W_1}{L_1} (V_{IN} - V_{Tn})^2$
 $I_{D2} = -\mu_p C_{oxp} \frac{W_2}{L_2} (V_{IN} - V_{DD} - V_{Tp} - \frac{V_{out} - V_{DD}}{2}) \bullet (V_{out} - V_{DD})$
Equating I_{D1} and $-I_{D2}$ we obtain:
 $\frac{\mu_n C_{oxn}}{2} \frac{W_1}{L_1} (V_{IN} - V_{Tn})^2 = \mu_p C_{oxp} \frac{W_2}{L_2} (V_{IN} - V_{DD} - V_{Tp} - \frac{V_{out} - V_{DD}}{2}) \bullet (V_{out} - V_{DD})$
valid for:

$$V_{_{\rm GS1}} \ge V_{_{\rm Tn}} \qquad V_{_{\rm DS1}} \ge V_{_{\rm GS1}} - V_{_{\rm Tn}} \qquad V_{_{\rm GS2}} \le V_{_{\rm Tp}} \qquad V_{_{\rm DS2}} > V_{_{\rm GS2}} - V_{_{\rm T2}}$$

thus, valid for:

$$V_{_{\rm IN}} \ge V_{_{\rm Tn}} \qquad V_{_{\rm OUT}} \ge V_{_{\rm IN}} - V_{_{\rm Tn}} \qquad V_{_{\rm IN}} - V_{_{\rm DD}} \le V_{_{\rm Tp}} \qquad V_{_{\rm OUT}} - V_{_{\rm DD}} > V_{_{\rm IN}} - V_{_{\rm DD}} - V_{_{\rm Tp}}$$

Case 4 M_1 sat, M_2 triode



Case 4 M_1 sat, M_2 triode



Partial solution:



Case 4 M_1 cutoff, M_2 triode





$$_{\text{D2}} = -\mu_{\text{p}} C_{\text{OXp}} \frac{W_{\text{2}}}{L_{2}} \left(V_{\text{IN}} - V_{\text{DD}} - V_{\text{Tp}} - \frac{V_{\text{OUT}} - V_{\text{DD}}}{2} \right) \bullet \left(V_{\text{OUT}} - V_{\text{DD}} \right)$$

Equating I_{D1} and $-I_{D2}$ we obtain:

$$\mu_{p}C_{oxp}\frac{W_{2}}{L_{2}}\left(V_{IN}-V_{DD}-V_{Tp}-\frac{V_{OUT}-V_{DD}}{2}\right)\bullet\left(V_{OUT}-V_{DD}\right)=0$$

valid for:

 $I_{D1} = 0$

$$V_{_{\rm GS1}} < V_{_{\rm Tn}} \qquad \qquad V_{_{\rm GS2}} \le V_{_{\rm Tp}} \qquad V_{_{\rm DS2}} > V_{_{\rm GS2}}\text{-}V_{_{\rm T2}}$$

thus, valid for:

$$V_{\rm in} < V_{\rm tr} \qquad V_{\rm in} - V_{\rm dd} \le V_{\rm tr} \qquad V_{\rm out} - V_{\rm dd} > V_{\rm in} - V_{\rm dd} - V_{\rm tr}$$



Case 5 M_1 cutoff, M_2 triode



Case 5 M_1 cutoff, M_2 triode






Transfer characteristics of the static CMOS inverter (Neglect λ effects) V_{OUT} V_{DD} $-V_{Tp}$ V_{IN} From Case 3 analysis: V_{TRIP} V_{DD} V_{Tn} $=\frac{\left(V_{Tn}\right)+\left(V_{DD}+V_{Tp}\right)\sqrt{\frac{\mu_{p}}{\mu_{n}}}\frac{W_{2}}{W_{1}}\frac{L_{1}}{L_{2}}}{1+\sqrt{\frac{\mu_{p}}{\mu_{n}}}\frac{W_{2}}{W}\frac{L_{1}}{L}}$ $V_{DD}+V_{TD}$ $V_{IN} =$

Inverter Transfer Characteristics of Inverter Pair



What are V_H and V_L ?



Find the points on the inverter pair transfer characteristics where $V_{\text{OUT}}\ensuremath{'}=V_{\text{IN}}$ and the slope is less than 1

Inverter Transfer Characteristics of Inverter Pair for THIS Logic Family





Stay Safe and Stay Healthy !

End of Lecture 37